## SPECIFICATION

TO ALL WHOM IT MAY CONCERN:

BE IT KNOWN THAT WE, Masato Takita, a citizen of Japan residing at Kawasaki, Japan, Shinichi Yamada, a citizen of Japan residing at Kawasaki, Japan and Masato Matsumiya, a citizen of Japan residing at Kawasaki, Japan have invented certain new and useful improvements in

SEMICONDUCTOR MEMORY DEVICE BASED ON DUMMY-CELL METHOD

of which the following is a specification:-

#### TITLE OF THE INVENTION

10

SEMICONDUCTOR MEMORY DEVICE BASED ON DUMMY-CELL METHOD

# 5 CROSS-REFERENCE TO RELATED APPLICATIONS

The present application is based upon and claims the benefit of priority from the prior Japanese Patent Application No. 2002-268762 filed on September 13, 2002, with the Japanese Patent Office, the entire contents of which are incorporated herein by reference.

## BACKGROUND OF THE INVENTION

- 1. Field of the Invention
- The present invention generally relates to semiconductor memory devices, and particularly relates to a semiconductor memory device that operates based on the dummy-cell method.
  - 2. Description of the Related Art
- In DRAMs (dynamic random access memories), a pair of bit lines are precharged to a middle potential between the power-supply potential and the ground potential, followed by reading data to one of the bit lines, and then amplifying a potential
- difference between the paired bit lines by use of a sense amplifier so as to sense the data. With the lowering of power-supply potential in recent years, it becomes increasingly difficult to generate a stable middle potential between the power-supply
- optential and the ground potential. Some technologies have thus been developed to use either a power-supply potential or a ground potential as a precharge potential. A method of reading data in such technologies includes a dummy-cell method.
- Fig. 1 is a circuit diagram showing the peripheral circuitry of memory cells operating according to the dummy-cell method.

In the construction of Fig. 1, a pair of bit lines BL and /BL are connected to a sense amplifier 11. The amplification function of the sense amplifier 11 amplifies and holds a differential potential appearing between the bit lines BL and /BL. Each of the bit lines BL and /BL are coupled to memory cells, each of which includes a transistor 12 driven by a word-line potential and a memory cell capacitor 13 for storing data as 10 electric charge. Word lines wl00 through wl(n) correspond to respective word addresses. the bit lines BL and /BL is connected to a single dummy cell. The dummy cell includes a transistor 14 driven by a dummy word line, a dummy cell capacitor 15 15 for storing data as electric charge, and a transistor 16 for precharging the dummy cell capacitor 15. When the transistor 16 becomes conductive by a dummy cell precharging line dcp, a potential vdc is supplied to the dummy cell 20 capacitor 15.

Fig. 2 is a timing chart for explaining a data read operation according to the dummy-cell method.

A bit line bl (collectively representing both of the bit lines BL and /BL) is precharged to a 25 power-supply potential, for example. At timing t1, the dummy cell precharging line dcp is set to HIGH to disconnect the dummy cell capacitor 15 from the potential vdc, thereby finishing precharging of the 30 data-storage node of the dummy cell. At timing t2, the dummy word line dwl is activated (changed to LOW) so as to change the potential of one of the bit lines according to the potential of the dummy cell capacitor 15. At timing t3, the word line 21 is activated (changed to LOW) so as to change the 35 potential of the other bit line according to the potential of the memory cell capacitor 13.

t2 and timing t3 may be reversed in order, or may be simultaneous. The sense amplifier 11 amplifies a minute potential difference between the bit lines, thereby sending the data.

5 The bits lines are precharged to the power-supply potential, so that a bit line on which data appears does not exhibit a potential change when HIGH data is being read. In order to achieve proper data reading even in such a case, a potential 10 on the other bit line is dropped by use of a dummy cell, and a resulting differential potential is then amplified to sense the data. The drop of a potential on the bit line caused by the dummy cell needs to be set such that a drop from the power-15 supply potential is sufficient for sensing of HIGH data, and such that the drop is sufficiently smaller, for sensing of LOW data, than a potential drop on the other bit line that is caused by the LOW data. The dummy cell capacitance is set smaller than the 20 memory cell capacitance. With this provision, a potential difference is generated even when data having the same potential are stored in the dummy cell and the memory cell.

25 in the memory cell capacitor with elapsing of time.

Because of this, there is a need to perform constant rewriting operations (refresh operations) for the purpose of retaining the stored data. The dummy cell is disconnected from the bit line at timing t4

30 by deactivation of the dummy word line dwl. At timing t5, then, the dummy cell precharging line dcp is activated (changed to LOW), thereby writing the set potential vdc. This is referred to as dummy-cell precharge.

Conventionally, the transistor 16 is kept conductive while there is no access to a cell block, thereby constantly writing the set potential to the

data storage node of the dummy cell. This is because there was a belief that it is preferable to constantly apply the set potential during the period of no access since the small dummy cell capacitor suffers high-speed loss of stored electric charge.

The shorter the intervals of access to the bit lines, the shorter the precharge time of the dummy cell becomes. This makes it difficult to set a sufficient set potential to the dummy cell. If the access intervals are sufficiently long, on the other hand, a sufficient precharge time ensures that the data storage node of the dummy cell is set to the desired set potential. In this manner, the actual potential of the dummy cell varies, depending on the intervals at which access is made to the bit lines. As a result, the reference potential for data read operation fluctuates, depending on the access intervals, thereby giving rise to a problem in that a data-read margin is reduced.

Accordingly, there is a need for a semiconductor memory device operating based on the dummy-cell method in which a stable read operation is achieved regardless of access intervals.

[List of Related Documents]

- 1. Japanese Patent Application Publication No. 5-28762
- 2. Japanese Patent Application Publication No. 11-238387

### SUMMARY OF THE INVENTION

5

10

1.5

20

25

It is a general object of the present
invention to provide a semiconductor memory device
that substantially obviates one or more problems
caused by the limitations and disadvantages of the
related art.

Features and advantages of the present
invention will be presented in the description which
follows, and in part will become apparent from the
description and the accompanying drawings, or may be

learned by practice of the invention according to the teachings provided in the description. Objects as well as other features and advantages of the present invention will be realized and attained by a semiconductor memory device particularly pointed out in the specification in such full, clear, concise, and exact terms as to enable a person having ordinary skill in the art to practice the invention.

To achieve these and other advantages in 10 accordance with the purpose of the invention, the invention provides a semiconductor memory device, including a plurality of bit line pairs, each of which includes a first bit line and a second bit line, a plurality of memory cells which are coupled 15 to said first bit line, and store electric charge in capacitors, a dummy cell which is coupled to a second bit line, and is charged with a predetermined potential, a sense amplifier which amplifies a potential difference between the first bit line and 20 the second bit line, and a control circuit which charges said dummy cell with the predetermined potential only for a fixed time period.

The semiconductor memory device described above finishes the precharging of the dummy cell after a predetermined time period, so that the time length of precharging of the dummy cell stays constant regardless of the length of access intervals. This achieves a stable read operation irrespective of access intervals.

Other objects and further features of the present invention will be apparent from the following detailed description when read in conjunction with the accompanying drawings.

### 35 BRIEF DESCRIPTION OF THE DRAWINGS

25

Fig. 1 is a circuit diagram showing the peripheral circuitry of memory cells operating

according to the dummy-cell method;

10

15

20

Fig. 2 is a timing chart for explaining a data read operation according to the dummy-cell method;

Fig. 3 is a timing chart for explaining the fundamental operation of dummy-cell precharge according to the present invention;

Fig. 4 is a block diagram showing a first embodiment of a semiconductor memory device according to the present invention;

Fig. 5 is a circuit diagram showing a general construction of a dummy cell refresh timer;

Fig. 6 is a circuit diagram showing an example of a circuit that blocks a signal EN according to an access state;

Fig. 7 is a block diagram showing a second embodiment of a semiconductor memory device according to the present invention;

Fig. 8 is a circuit diagram showing an example of a refresh timer;

Fig. 9 is a block diagram showing a third embodiment of a semiconductor memory device according to the present invention;

Fig. 10 is a circuit diagram showing an 25 example of an address counter;

Fig. 11 is a circuit diagram showing another example of the address counter;

Fig. 12 is an illustrative drawing showing the block configuration of a memory cell array;

Fig. 13 is a circuit diagram of a circuit that generates signals for controlling word lines, dummy word lines, dummy cell precharging lines, and sense amplifiers; and

Fig. 14 is a timing chart for explaining 35 the operation of the circuit of Fig. 13.

## DESCRIPTION OF THE PREFERRED EMBODIMENTS

10

25

In the following, embodiments of the present invention will be described with reference to the accompanying drawings.

Fig. 3 is a timing chart for explaining the fundamental operation of dummy-cell precharge according to the present invention.

In the timing chart of the related-art read operation as shown in Fig. 2, the dummy cell precharging line dcp is kept in an activated state for precharging of the dummy cell until timing t1, which comes immediately prior to timing t2, at which the dummy word line dwl is activated for the start of access operation. Further, the dummy cell

precharging line dcp is activated to start precharging the dummy cell at timing t5, which comes immediately after timing t4, at which the dummy word line dwl is deactivated. Thereafter, the precharging of the dummy cell continues until next access is performed.

In the dummy precharging operation of the invention as shown in Fig. 3, on the other hand, the precharging of the dummy cell comes to an end by the deactivation of the dummy cell precharging line dcp at timing t7, which marks an end of a predetermined time period after the start of precharging the dummy cell. In this manner, the present invention finishes the precharging of the dummy cell after the predetermined time period, so that the time length

of precharging of the dummy cell stays constant regardless of the length of access intervals. The operating timing shown in Fig. 3 equally applies in the case of read operations as well as in the case of memory cell precharge operations.

In the present invention, the precharging of the dummy cell may be performed simultaneously with the precharging of memory cells, or may be

```
Performed separately from the precharging of memory
                                                                                                                                                                                                                  Eig. 4 is a block diagram showing a first
                                                        embodiment of a semiconductor memory device
                                                                                                                                                                                                                                                                           to semiconductor memory device timing

to semiconductor mirrorit 21

A semiconductor mirrorit 21
                                                                                                                                 includes a command latch circuit 21, a timing circuit 23, a memory core control circuit 24, an address control control circuit 24, an address control control circuit 24, an address an address latch circuit 24.
                                                                         according to the present invention.
                                                                                                          A semiconductor memory device timing circuit 21 a timing circuit acommand latch circuit core control circuit acommand a memory core control circuit acommand a memory core control circuit acommand a memory core control circuit acommand ac
                                                                                                                                               control circuit 22, a memory core control control control circuit 26. an address latch circuit an address and address an address an address and addres
                                                                                                                                                                   an address latch circuit 24, an address control X 26, an X 26
an address latch address 28. a memory cell array 26
circuit 27. a y decoder 28. a decoder 27.
                                                                                                                                                                                   circuit 25, an address selecting circuit 26, an X 29, a memory cell refresh decoder 27, a y decoder 30. a memory cell decoder an I/O
                              cells.
                                                                                                                                                                                                    decoder 27, a y decoder 28, a memory cell refresh remory cell refresh remory cell refresh remory an I/O an I/O 21 animmy rell refresh refresh rimer 32.
                                                                                                                                                                                                                        an I/O control circuit 30, a memory 32, a memory and refresh dummy cell refresh dummy cell address timer 31, a ddress counter 33 and a dummy cell address counter 33 and a counter 34 and a counter 35 and a counter 37 and a count
                                                                                                                                                                                                                                         timer 31, a dummy cell refresh and a dummy cell address counter 33, and a dummy cell address cell address cell address
                                    5
                                                                                                                                                                                                                                                                                                 The command latch circuit 21 receives

The command latch circuit 21 receives

The command latch circuit 21 decodes the

commands from an exterior circuit 21 decodes

them
                                                                                                                                                                                                                                                                                                                                                                                                                                                                    The command latch circuit 21 receives
                                                                                                                                                                                                                                                                                                                     commands from an exterior circuit 21 decodes the timing control them.
                                                                                                                                                                                                                                                                                                                                   them.

The command latch circuit the timing control them.

The commands and controls the circuit 25

them.

Tatched commands the address control circuit 25

Circuit 27 and the address circuit 25
                                                                                                                                                                                                                                                                                                                                                      latened commands, and controls the timing continuition of the address control who timing control circuit and the address control who timing controls circuit and the address recording recording to the address recording to 
                                                                                                                                                                                                                                                                                                                                                                                        according to the decoding results. The timing signals various timing results. The command laten circuit 21 control circuit and the command laten circuit and the control circuit and the control of the
                                                                                                                                                                                                                                                                     counter 34.
                                                                                                                                                                                                                                                                                                                                                                                                         control circuit 22 generates various timing signals timing signals timing signals to the command latch circuit the command latch circuit the control of the command timing signals to the control of the 
                                                                                                                                                                                                                                                                                                                                                                          according to the according results.
                                                                                                                                                                                                                                                                                                                                                                                                                          under the control of the command latch circuit the under the control circuit 23.

under the control circuit 23.
                                                                                                                                                                                                                                                                                                                                                                                                                                                              memory core control circuit the x decoder 710

memory core control controls array 29 the TO

control 23 controls array 29 the memory cell array 29 the TO
                                                                                                                                                                                            15
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   decoder 28, the memory cell according to the received according to the received according to the received to the received to the received the memory cell according to the received according to the received the rec
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  control circuit 23 controls array 29, the recontrol the memory cell array array decoder 21, the memory decoder 28, the memory array 
                                                                                                                                                                                                                                                                                                                                                                                                                                                and supplies control circuit 23.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           The address latch circuit 24 receives an
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        The address for provision to the address for the received address for the receives an and receives an address and receives and research the receives and receives and receives and research the receives and receives and receives and receives and research the receives and receives
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         address from the exterior provision to the address control circuit and received address the received circuit the received circuit address control circuit the received circuit and circuit
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             the received address for provision control 26 where the received address the address selecting the address sel
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              selecting circuit 26.

The address circuit 21.

The command latch circuit 21.

The command latch circuit 21.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               timing signals.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 25 controls the address selecting circuit 21.

the command latch of the circuit the command of the circuit and the command of the circuit and the control of the circuit and the circuit 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  the control of the circuit the address selecting from the address address address address external address from the control of the circuit the address address address address from the address address address from the control of the control of the command latch circuit address latch circuit address from the address address address from the control of the control of
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   address selecting circuit the address latch circuit address selecting from the address latch circuit address selecting from the address latch circuit addr
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               30
```

a memory cell refresh address from the memory cell address counter 33, and a dummy cell refresh address from the dummy cell address counter 34. The selected address is supplied to the X decoder 27 and the Y decoder 28.

5

10

The X decoder 27 decodes an X address (row address) supplied from the address selecting circuit 26, and selectively activates a specified word line. The address selecting circuit 26 decodes a Y address (column address) supplied from the address selecting circuit 26, and selectively activates a specified column selecting line. This achieves access to a memory cell of the memory cell array 29 at the specified word and column.

The I/O control circuit 30 supplies data to the exterior of the device as it is read from the memory cell array 29. The I/O control circuit 30 also supplies data to the memory cell array 29 as it is supplied from the exterior of the device.

The memory cell refresh timer 31 determines the refresh timing of memory cells. The memory cell refresh timer 31 measures a predetermined time period to order the refreshing of memory cells at the predetermined intervals. In

response to the refresh instruction from the memory cell refresh timer 31, the memory cell address counter 33 generates refresh addresses, which are then supplied to the address selecting circuit 26.

The dummy cell refresh timer 32 determines the refresh timing of dummy cells. The dummy cell refresh timer 32 measures a predetermined time period to order the refreshing of dummy cells at the predetermined intervals. In response to the refresh instruction from the dummy cell refresh timer 32,

the dummy cell address counter 34 generates refresh addresses, which are then supplied to the address selecting circuit 26.

```
The dummy cell refresh timer formale remitred
The dummy cell refresh timer 32 is a time timer 32 is a time of the characteristics and the characteristics of the
             circuit which measures based on the stored electric for stable operations and the amount of stored electric for stable cells and the amount of stored electric for dimmon cells and the amount of stored electric 
                          for stable operations based on the characteristics and the amount fin sie a circuit for dummy cells and then the another characteristics
                                                      cnarge (written potential). Fig. 5 is a circuit dummy charge (written potential) construction of the dummy diagram showing a general construction of the dummy charge (written potential).
                                                                                                                                                                                                                           The dummy cell refresh timer 32 of Fig. 5
                                                                                                 The dummy cell refresh timer 32 of Fig. 5

The dummy of inverters 41 are inverters 41 are

includes a plurality 42.

includes a circuits 42.
                                           or aumuy (written potential).
                                                                                                                             or counter in series; together.

or connected connected connected end being connected together.
                                                                                                                                             connected in series, with the nead end and the tail a thereby constituting at the thereby constituting at the thereby constituting at the thereby constitution at the thereby connected together, and the tail and tail and the tail and tail and
                                                                         cell refresh timer 32.
                                                                                                                                                                                                                                                                                                                                                                                                    ed together oscillator oscillates at this ring oscillator oscillat
                                                                                                                                                                    ring oscillator. frequency, the oscillating signal.

ring oscillator. frequency of the oscillating a predetermined frequency of the oscillating and the oscillating a predetermined frequency of the osci
                                                                                                                                                                                    a predetermined frequency of the oscillating remember of the frequency of the oscillating achieves 112-frequency of the oscillating apredetermined frequency of the oscillating of the oscillating achieves of the oscillating achieves of the oscillating achieves of the oscillating 
                                                                                                                of counter circuits 42.
                                                                                                                                                                                              42 divide the frequency of the oscillating sign of the
                                                                                                                                                                                                                                                                                                                                                               Clrcult 42 acnleves liverrequency of the counter Adjustment of the amber of the Adjustment of the across the a
                                                                                                                                                                                                                           division. Adjustment of the cycle the oscillation division. Alternatively circuits timer 32
                                                                                                                                                                                                                                          circuits timer 32. ring oscillator may be controlled the frequency of the dummy cell
                                                                                                                                                                ring oscillator.
                                                                                                                                                                                                                                                       refresh timer the number of the inverters 41.
                                                                                                                                                                                                                                                                                                                                                                                                                          Ing the number of the inverters and the dummy cells and the number of the memory cells and characteristics.
                                                                                                                                                                                                                                                                    Since the memory cells and the dummy cells the since the memory and characteristics; the since capacitances for retaining data in the have different remuired for retaining the intervals
                                                                                                                                                                                                                                                                                                               have different capacitances and characteristics; the intervals have different capacitances for retaining intervals required from the refresh intervals refresh intervals aiffer from the refresh capacitances.
                                                                                                                                                                                                                                                                                                                            retresh intervals may differ the set notential in the memory cells retaining data in the set notential in the memory required for retaining data in the set notential in the set 
                                                                                                                                                                                                                      division.
                                                                                                                                                                                                                                                                                                                                           memory cells may differ the set potential in refreshing the the memory cells may differ the the the memory cell retaining the the memory cells accordingly
                                                                                                                                                                                                                                                                                                                                                        required for retaining the set potential in the memory counter 33 mg the memory cell address counter dummy 31 and the memory cell address counter 35 the memory cell address counter 35 the memory cell address counter 36 the memory cell address counter 37 the memory cell address counter 38 the memory cell address c
                                                                                                                                                                                                                                                                                                                                                                      dummy cells. Accordingly the memory cell refresh intervals.

dummy cells. Accordingly cell address counter 33 may
the memory cell intervals.

the memory refresh intervals.

timer 31 and denerate different refresh intervals.
                                                                                                                                                                                                                                                                                                                                                                                   timer 31 and the memory cell address counter 33 m.

timer 31 and the memory cell address intervals.

timer 31 and the memory cell address intervals.

timer 31 and the memory cell address counter

timer 32 outroit.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             generate different refresh timer 32 outputs a the dummy rhe dummy
                                                                                                                                                                                                              20
                                                                                                                                                                                                                                                                                                                                                                                                                 The dummy cell refresh timer 32 outputs for the command latch the command latch the command the dummy cell address counter 34 signal EN, which is dummy cell address counter 34 circuit 21 and the
                                                                                                                                                                                                                                                                                                                                                                                                                              signal EN, which is supplied to the command latch the command latch the dummy cell address counter the command latch the signal EN, and the signal EN the command latch the signal EN the command latch
                                                                                                                                                                                                                                                                                                                                                                                                                                         circuit 21 and the dummy cell address counter 34.

circuit 21 and the signal EN, selecting circuit address selecting circuit and the signal the address selecting circuit received the address selecting circuit address selecting
                                                                                                                                                                                                                                                                                                                                                                                                                                                        Having received the signal EN, the command circuit 26 the address control circuit 25.

Raving received the address control circuit 25.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    In response
                                                                                                                                                                                                                                                                             25
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    through the address control circuit 25. the dummy the address from the dummy the address address from the dummy cell address the address address
                                                                                                                                                                                                                                                                                                                                                                                                                                                                       circuit 21 controls the address selecting the address control are address through the address control are address through
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 the address address from the dummy cell address cell refresh address
                                                                                                                                                                                                                                                                                                                                                    30
```

```
counter 34.
                                                                                                                                                             counter 34.

successively ine aummy cell agaress counter 34

successively increments the dummy cell refresh

successively increments the dummy cell refresh
                                                                                                                                                        address, resulting in the dummy cell streetified address, resiled address.
                                                                                                                                                   being successiving in the when the semiconductor memorv device is
                                                                                                                                           being When the semiconductor memory device is receiving node where
                                                                                                                                       being to block the command latch signal EN at its receiving node where
                                                                                                                              the signal end of the signal e
                                                                                                                          retresh timer st.
signal EN according to the access state blocks the
                                                                                                                      signal EN according to the circuit that be access state.
                                                                                                              51 and 52 and CIrcuit or through 57.

The Circuit or through 57.

The Circuit or through 57.
                                                                                                                                                             The circuit of the access state.

The circuit of Fig. 6 includes

The circuit of Fig. 6 includes
                                                                                                         gates 53 and WAND gates 53 through 57.

and the NAND gates 53 through 57.

and 57 through 57.

through 57 through 57.

through 57.
                                                                                                    and the NAND 34 together constitute a first late of the NAND mate 55 is the make up a circuit.
                                                                                       15
                                                                                                second latch. The NAND gate 55 is the make up of the whathar to hings the circuit
                                                                                           second portion latch.

The NAND mate controls whether to block circuit innut the signal EN.
                                                                                       Portion that EN from the first latch. and receives. at the signal En the other
                                                                                   The NAND

EN from gate 55

indicative of an access state of
                                                                               EN from the first latch, the memory device. The sianal AC is LOW at the of the time
                                                                           the_{memory} as_{1}g_{na_{1}} of access one rations. The signal AC is access state of the time
                                                                        of access operations.
                                                                ^{r_{eq_{u_{es_{t}}}}} ^{s_{ig_{n_{a_{l}}}}} ^{E_{N}}.
                                                                                                              The first latch temporarily stores the
                                          25
                                                    of precharging the signal the and of dummy ten is the should be delayed and of dummy ten is the should be delayed
                                                                                                   Signal When the signal EN is asserted, the start
                                                of precharging of aummy cells should be actayed sional AC is LOW
                                             is currently accessed.
                                       \begin{array}{c} ^{1s} c_{ur_{t_{ent_{ly}}}} \\ ^{i_{n}} t_{he} c_{ur_{t_{ent_{ly}}}} \\ ^{t_{hr_{ough}}} t_{he} s_{cess} \\ ^{scessed}. \\ ^{sl_{nce}} t_{he} s_{ign_{al}} \\ ^{sl_{nce}} t_{he} \\ ^{sl_{nce}} t_{he} \\ ^{sl_{nal}} t_{his} \\ ^{sl_{oes}} \\ ^{not} t_{ls} \\ ^{sl_{al}} \\ ^{sl_{al}} \\ ^{sl_{al}} \\ ^{sl_{al}} \end{array}
                    30
                                     through the NAND gate 55.
                               of the signal EN is held by the first latch.
                                                                                                                                                   Since the signal AC is LOW
                      the signal Ac access to the memory resulting in the signal FN heing latched by
                  the signal AC input to the NAND gate 55 changes to the NAND gate. The NAND gate. The Signal
                                                                      When access to the memory comes to an end,
               the second latch through the NAND gate.
35
                                                                                                                                                        In this case, the state
         the second

EN is further output through the NAND

or on iron, it is through the inverter 52. In
      EN is further output through the inverter of thus receives a precharge
```

```
Here, a signal PRE
                  instruction for dummy cells.

Here, a signal kke Here, temporarily temporarily accord latch by temporarily accord for the second of an access one ration serves to reset the the and of an access one ration serves to reset to row at the according to the serves to reset the the and of an access one ration to row at the serves to row at the according to the serves of 
                                    serves to reset the second later howing a how to have the horse how to have an hork diagram and to have the horse how at the horse horse changing fig.
                                                                                                                                                                                                                                             to LOW at the end of an access operation.

to Iow at the block diagram showing a second

to Fig. a emiconductor momors.
instruction for dummy cells.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            In Fig. 7, the
                                                                           embodiment of a semiconductor memory of a se
                                                                                                               according to the present invention. In Fig. 7, by the present invention. referred will have thereof will have those of Fig. and a description thereof will have those same elements and a description the numerals.
                                                                                                                                    same elements as those of Fig. 4 are referred will be thereof will be and a description thereof will be the same numerals, and a description thereof.
                                                                                                emboalment of the present right according
                                                                                                                                                                                                                                                                                                                                                                  A semiconductor memory device 20A of Fig.
                                                                                                                                                                                          A semiconductor memory device 20A of the dummy cell

A semiconductor memory which dummy cell

A semiconductor memory which dummy cell

A semiconductor memory device 20A of the dummy cell

A semiconductor memory device 20A of the dummy cell

A semiconductor memory device 20A of the dummy cell

A semiconductor memory device 20A of the dummy cell

A semiconductor memory device 20A of the dummy cell

A semiconductor memory device 20A of the dummy cell

A semiconductor memory device 20A of the dummy cell

A semiconductor memory device 20A of the dummy cell

A semiconductor memory device 20A of the dummy cell

A semiconductor memory device 20A of the dummy cell

A semiconductor timer 31 and the dummy cell

A memory cell

A
                                                                                                                                                                                                               includes a refresh timer 31 and the dummy cell refreen timer 32 nor commining their functions in memory cell refreen timer 22 nor commining their functions in memory cell refreen timer 22 nor commining their functions.
                                                                                                                                                                                                                                 memory cell refresh timer 31 and the dummy cell in the combining their functions in the first combining of the first refresh timer 32 by combining of the first refresh timer memory device 30 of the first refresh timer 32 by combining the first refresh timer 32 by combining the first refresh timer 31 and the dummy cell in the
                                                                                                                                                                                                                                                      retresh timer and the property functions the first the f
                                                                                                                                                                                                                                                                                          embodiment showing an example of the ring showing showing an example of the ring showing an example of the ring showing showing an example of the ring showing 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   nowing an example of the refresh includes a nowing an example of the refresh includes a nowing refresh timer and timer
                                                                                                                                                                     omitted.
                                                                                                                                                                                                                                                                                                                              The refresh timer 35 of Fig. 8 includes a timer 35 of Fig. 8 includes a timer 35 of Fig. 8 includes a timer with timer 35 of Fig. 8 includes a timer with timer adumny 54.

The refresh timer 35 of Fig. 8 includes a timer with timer with timer adumny 54.

The refresh timer 35 of Fig. 8 includes a timer with timer adumny 54.

The refresh timer 35 of Fig. 8 includes a timer with timer adumny 54.
                                                                                                                                                                                                                                                                           sembodiment shown in Fig. 4.
                                                                                                                                                                                                                                                                                                                                                                     53, and a memory sal counter unit sal counter counter of counter counter of counter include a counter counter include a counter counte
                                                                                                                                                                                                                                                                                                                                                                                       cell counter unit 53 and the memory cell counter with of counter unit 53 and the memory of counter with in series with are connected in series with unit the inverters of are connected in series with a series 
                                                                                                            20
                                                                                                                                                                                                                                                                                                                                                      plurality or inverters counter unit 54.

plurality a memory cell and the memory 53.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   54 each include a plurality of counter circuits with the inverters are connected in series.

The inverters the tail and height connected the inverters and the tail and height connected the inverters.
                                                                                                                                                                                                                                                                                                                                                                                                                                 The inverters blaze end being connected to ring registers

tail end peing ring registers

tail end and the tail that are the head there's connected to the head there's registers to the head the head there's registers to the head there's registers to the head there's registers to the head there's registers the head there's registers
                                                                                                                                                                                                                                                                                                                                                                                                                                                      the head end and thereby constituting at a nredetermine together, oscillator oscillator oscillates at a nredetermine together.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                     together, thereby constituting a tappredetermined at a predetermined and the dummy cell counter unit says and the dummy cell counter unit 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          This ring oscillator oscillates at a predetermined the dummy unit 54 divide the frequency, cell counter unit 54 divide the frequency, the memory cell counter unit 54 divide the memory the memory cell counter unit 54 divide the counter un
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            frequency, and the dummy unit one counter unit frequency of the memory cell ating signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              the memory cell counter unit one counter the memory cell treatency division.

the memory oscillating signal.

of the oscillating division.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    of the oscillating signal.

One counter circuit 52

One counter of the Adjustment of the Adjustment of the countrol the countrol the counter circuits 52

of the oscillating signal.

Of the oscillating signal.

One counter circuit 52

Countrol the count
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   achieves of the counter curie and the dummer cell refresh curie and the number cell refresh curies and the dummer cell re
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        number of the counter cycle and he a need to set the memory to detail
                                                                                                                                                                                                                                                                                                         20
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               cycle. In detail, there may be a need to set the instruction signal EN for the intervals of the refresh than the intervals of the than the intervals of the than the intervals of the than the intervals intervals.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 Intervals or the retresh the intervals of the dummy cells shorter than the intervals shorter than the interval shorter 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           refresh instruction signal for memory cells. 52 in the number of the same he set to noi the dummy cell counter unit same the dummy cell counter unit the dummy cell counte
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   dummy cells shorter than the intervals of the dummy cells shorter signal for memory circuits refresh instruction of the counter circuits
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          this end, the number of the counter unit 53 may be set to n-i
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    35
```

whereas the number of the counter circuits 52 in the memory cell counter unit 54 is set to n.

The second embodiment as described above consolidates two timer circuits into one, thereby reducing chip size and production costs.

5

10

25

Fig. 9 is a block diagram showing a third embodiment of a semiconductor memory device according to the present invention. In Fig. 9, the same elements as those of Fig. 4 are referred to by the same numerals, and a description thereof will be omitted.

A semiconductor memory device 20A of Fig. 7 includes a refresh timer 36, which replaces the memory cell refresh timer 31 and the dummy cell refresh timer 32 by combining their functions in the semiconductor memory device 20 of the first embodiment shown in Fig. 4. Further, the memory cell address counter 33 and the dummy cell address counter 34 are consolidated into an address counter 37.

In the third embodiment, the timer circuit for measuring refresh intervals and the address counter circuit are shared by the dummy cell system and the memory cell system. With this provision, the refreshing of memory cells is performed at addresses specified by the address counter 37, and, at the same time, the refreshing of corresponding

dummy cells is performed. Namely, when memory cells

are refreshed, the dummy cell is also refreshed at the same operation cycle as shown in the operation timing of Fig. 3.

Fig. 10 is a circuit diagram showing an example of the address counter 37.

The address counter 37 of Fig. 10 includes 35 a plurality of counter circuits 61 connected in a cascade series, with the counter circuit 61 at the top receiving the instruction signal EN from the

refresh timer 36. The outputs of the counter circuits 61 obtained in parallel are supplied as a refresh address. The refresh address is counted up one by one each time the instruction signal EN is input. In this configuration, the low-order (1+1) bits represent a word line selecting address, and the high-order (j-1) bits represent a block selecting address. Namely, a shift to the next block is made when the refresh operation is completed with respect to all the word addresses in a given block by refreshing word lines one after another. In the next block, word lines will then be

Fig. 11 is a circuit diagram showing another example of the address counter 37.

refreshed one after another.

5

10

35

The address counter 37 of Fig. 11 includes the counter circuits 61 connected in cascade series as in the construction of Fig. 10, with the outputs of the counter circuits 61 being obtained in

- parallel as a refresh address. In this configuration, however, the low-order (j-1) bits represent a word line selecting address, and the high-order (l+1) bits represent a block selecting address. In this configuration, thus, a shift to
- the next block is made when a given word address is refreshed in a given block, followed by the same word address being refreshed in the next block. This is repeated until the same word address is refreshed in all the blocks. Then, a return to the
- first block is made, and the next word address is refreshed from the first block to the last block, which is then repeated.

Here, the term "block" refers to an area corresponding to each sense amplifier (each sense amplifier block).

Fig. 12 is an illustrative drawing showing the block configuration of a memory cell array.

In an example of Fig. 12, the semiconductor memory device is comprised of n blocks, i.e., block-1 to block-n. Each block includes a sense amplifier (sense amplifier block) 71, a dummy cell 72, a memory cell 73, a word decoder (X decoder) 74, word lines WL1 through WL(i), and a bit line BL. For the sake of simplicity of illustration, the bit line BL, the dummy cell 72, and the memory cell 73 are shown as if only one of each is provided.

- In reality, however, a plurality of bit lines are provided, and a single dummy cell 72 and a plurality of memory cells 73 are connected to each of the bit lines. As shown in Fig. 12, one block corresponds to one sense amplifier 71. Each bit line extending
- from the sense amplifier 71 is connected to a corresponding dummy cell 72. Accordingly, each time a given word address is refreshed, the corresponding dummy cell 72 is refreshed once.
- when word line selecting addresses are
  counted up first as in the case of Fig. 10, the i
  word lines of the selected block are successively
  activated for refresh operations, followed by moving
  on to the next block. That is, a refresh operation
  is repeated i times on the same dummy cells before a
  refresh operation for next dummy cells (i.e., dummy
  cells in the next block) is performed. In other
  words, a new set of dummy cells are refreshed after
  the memory cells are refreshed i times.

When block selecting addresses are counted up first as in the case of Fig. 11, a word line of a selected address is activated for refresh operation in the first block, and, then, a word line of the same selected address is activated in the second block. After the word lines of the selected address are activated in all the blocks, a return to the first block is made, with the activation of a word line of the next selected address. Accordingly, a

new dummy cell is refreshed each time memory cells are refreshed.

As can be understood from the above description, the configuration that counts up the 5 block selecting address first as in the case of Fig. 11 is preferable in that it achieves a shorter refresh interval for each dummy cell. configuration, a time period required for refreshing memory cells n times is roughly equal to the refresh 10 interval of each dummy cell where n is the number of blocks. When word line selecting addresses are counted up first as in the case of Fig. 10, the time period required for refreshing memory cells i(n-1) times is roughly equal to the refresh interval of each dummy cell where n is the number of blocks and 15 i is the number of word lines in each block.

Fig. 13 is a circuit diagram of a circuit that generates signals for controlling word lines, dummy word lines, dummy cell precharging lines, and sense amplifiers. The circuit of Fig. 13 is provided in the memory core control circuit 23 shown in Fig. 9, for example.

20

2.5

The circuit of Fig. 13 includes a pulse generating circuit 81, delay circuits 82 through 84, a pulse generating circuit 85, delay circuits 86 through 88, and flip-flops 89 through 93. Fig. 14 is a timing chart for explaining the operation of the circuit of Fig. 13.

A signal \$0\$ shown in Fig. 14 is generated by the timing control circuit 22 of Fig. 9, for example. In response to a positive transition of the signal \$0\$, the pulse generating circuit \$1\$ generates a pulse signal \$1\$. The pulse signal \$1\$ is successively delayed by the delay circuits \$2\$ through \$4\$, thereby generating pulse signals \$2\$ through \$4\$. In response to a negative transition of the signal \$0\$, the pulse generating circuit \$5\$

```
The pulse signal os is
                    generates a pulse signal of the delay circuits as successively delayed by the delay th
                                           Successively thereby generating pulse signals through AR
                                                                                                                                                                                                                                                                                                               The flip-flops 89 through 93 are set by
generates a pulse signal $5.
                                                                                                           The tilp-tiops by through ys are set by through ones of the pulse signals of the nulse signal ones of the nulse signal of the nulles signal of the nulse signal o
                                                                                                                                corresponding ones of the pulse signals of the puls
                                                                                                                                                other ones of the pulse 89 other ones of the pulse 89 other ones of the flip-flops 89 other the flip-flops the flip-flops aresult, ine-precharge-contrate a bit-line-precharge of through 93 generate a bit-line-precharge of through 93 denerate a bit-line-precharge of the pulse 89 of 
                                                                                                                                                                        of through signal timing signal
                                                                                                                                                                                                through 93 generate a bit-line-precharge control-through 93 generate a bit-line-precharge during the HIGH will be the bus (no precharge during signal to bus (no precharge timing signal to bus timing a word-line-control-timing beriod).
                                                                                                                                                                                                                timing signal to bus (no precharge during the HIGH period) to bus (no precharge during the HIGH period) to bus (no precharge during the HIGH period) period), a word-lines during the HIGH period), a of word lines during the HIGH period (activation of word lines)
                                                                                                                                                                                                                                           period), a word-line-control-timing the HIGH period), a period), a word-line-control-timing the HIGH period the HIGH period in the HIGH 
                                                                          through $8.
                                                                                                                                                                                                                                                            (activation of word lines during the HIGH per during the HIGH per during signal to dwl the during during during the HIGH per during
                                                                                                                                                                                                                                                                                       dummy-word-line-control-timing signal today HIGH

dummy-word-line-control-timing during the himing

(activation of dummy word lines control-timing the himing during during during during during control-timing signal today high himing during 
                                                                                                                                                                                                                                                                                                                            period) t dcp (precharge control timing signal to dcp signal a sense-amplifier control timing signal a sense-amplifier control to dcp signal a sense-amplifier control timing signal a sense-amplifier control timing signal a sense-amplifier control timing signal to dcp 
                                                                                                                                                                                                                                                                                                     (activation of dummy word lines during the HIGH rerichange control timing a dummy word lines during the urcu rerichange the urcu rerichange during the HIGH 
                                                                                                                                                                                                                                                                                                                                                signal todep (Precharge during the HIGH period the High period
                                                                                                                                                                                                                                                                                                                                                                           a sense-amplifier-control-timing during the HIGH the airmals during during the eirmals the sense amplifiers these eirmals the airmals the eirmals the 
                                                                                                                                                                                                                                                                                                                                                                                            (activation of sense amplifiers during the HIGH the Based on read onerations) and period), respectively.
                                                                                                                                                                                                                                                                                                                                                                                                                period) respectively. cells are nerformed in a precharging of dummy cells the precharging of dummy cells are nerformed in a prec
                                                                                                                         20
                                                                                                                                                                                                                                                                                                                                                                                                                                        Precharging of memory cells are performed in a fining of dummy cells are performed in the oneration timing of the precharging as shown in the oneration timing the precharging as shown in the precharging are performed in a shown in the precharging are performed in the precharging are precharging as shown in the precharging are precharging as a shown in the precharging are precharged as a shown in the precharging a
                                                                                                                                                                                                                                                                                                                                                                                                                                                            the precharging of shown in the precharging as are performed in a of the present invention the precharging of shown in the present invention the present invention.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   manner as snown in the present invention the present invention in the present in finish it with property of Angelow cells to finish it with precharging of the present the precharging of the present that the precharging of the present that the present the present the present the present that the present the present the present that the present the present the present the present that the present the pres
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        Fig. 3. With this provision dummy cells to finish it the present invention the present invention the present invention the present invention the present time cells to finish it the provision dummy cells to finish it the precharging of dummy cells to finish it the present time period.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            controls the prechargined time period of precharging of precharging of precharging of precharging of precharging of precharging of dummy cells controls the prechargined time period precharging of dummy calls after a predetermined time length of precharging of precharging of dummy calls
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 after a predetermined time period, thereby achieving rhis

after a predetermined time precharging of dummy rhis

a constant time length short access intervals.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        a constant time length of precharging of dummy short access intervals.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     rurther, the present invention is not variations but various variation from the present but various departing from these embodiments, without departing these may be made without departing and modifications may be made without departing and modifications may be made without departing the made without departing the made without departing and modifications may be made without departing the made with
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            limited to these embodiments, without departing from and modifications present invention.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                achieves a stable read operation.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       and mourtain of the present invention.

the scope of the present invention.
                                                                                                                                                                                                                                                                                                                                                                                                                                                         25
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 30
```